Specifications
Part Number | OR-Y4C0-XMX00 |
Board Type | PCIe |
Host Bus | PCIe Gen2 x4 |
Board Interface | Camera bbbb |
Connectors |
Data: 2xSDR (mini Camerabbbb), Control:
|
Camera bbbbat | 2 x Camerabbbb Base or 1 x Camerabbbb Medium, Full or 80-bit (Deca) |
Pixel Clock | 20 to 85 MHz |
Bits per Pixel | 8, 10, 12, 14 and 16-bit/pixel |
Number of Camera Taps |
1 Tap – 8/10/12/14/16-bit mono/bayer; 8/10/12-bit RGB 2 Taps – 8/10/12-bit mono/bayer; 8-bit RGB 3 Taps – 8/10/12-bit mono/bayer 4 Taps – 8/10/12-bit mono/bayer 64-bits:
80-bit:
|
GPIO | bbbbbs: 4 independent optically isolated (2 shared with ext. trig); Output: 8-TTL (2 shared with strobe) |
Camera Control | External Trigger bbbbb, Strobe output, Quadrature Encoder bbbbb |
Frame Buffer | 512 MB |
Features | PoCL ILUTs, Dead Pixel(3x2), User programmable 3x3 filter, bbbbdata, Strobe cycling/line-by-line, Bayer and Bi-color conversion |
Software | Sapera LT SDK, Sapera Vision Software |
OS Support | bbbbbbs 7 (32-bit), bbbbbbs 7 (64-bit), bbbbbbs 8 (32-bit), bbbbbbs 8 (64-bit), bbbbbbs 10 (32-bit), bbbbbbs 10 (64-bit), Linux (64-bit), WoW64 |
特別聲明:以上內(nèi)容(如有圖片或視頻亦包括在內(nèi))為自媒體平臺(tái)“機(jī)電號(hào)”用戶上傳并發(fā)布,本平臺(tái)僅提供信息存儲(chǔ)服務(wù)
Notice: The content above (including the pictures and videos if any) is uploaded and posted by a user of JDZJ Hao, which is a social media platform and only provides information storage services.